
2
TinyRISC
EV4101 Microprocessor Reference Device Technical Summary
Figures
1
2
3
4
5
6
7
8
9
10
11
12
13
EV4101 Reference Device Block Diagram
Typical Exception Handler Flow
TR4101 System with SerialICE Port
Single Word Read Followed by Four-Word Burst Read
Single Word and Two-Word Burst Writes
Retry
Bus Arbitration: Mode 1
Bus Arbitration: Mode 2
Clock Timing (PURE_CLKP)
Input Timing
Output Timing
100-Pin TQFP Pinout Diagram
100-Lead TQFP (UK) Mechanical Drawing
5
17
17
44
47
50
52
54
56
56
57
64
65
Tables
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
DCS Register
Enabling Debug Functions
BPC Register
BDA Register
BPCM Register
BDAM Register
MFD Instruction (MIPS II format)
MTD Instruction (MIPS II format)
SerialICE Port Register Addresses
Rx Status Register
Rx Setup Register
Rx Data Register
Tx Status Register
Tx Data Register
Configuration Register
SCR Settings for Software Cache Test Mode
Data Returned from Reading Tag Ram
Timer Registers
Mode Register
Status Register
9
11
12
12
13
13
14
14
18
19
20
20
20
21
22
26
26
30
30
31